


Figure 1


Macro-Cell basic architecture

Macro-Cell Configuration and Control



Prior Art

Prior Art



IC WITH uP INTERFACE AND LOCAL BUS INTERFACE




Figure 3

Prior Art

IC WITH LOCAL BUS INTERFACE




Figure 4

Prior Art

Figure 5

ASIC implementation of CMI with CMIPI macro-cells interface





Figure 6

ASIC implementation of CMI with CBBI macro-cells interface



ASIC implementation of CLB with CBL macro-cells interface




Figure 8

ASIC implementation of CLBI with CMPI macro-cells interface






Figure 9

Board hosting ASIC implementation of AAL5 interfaced via DMI



[illegible]

of a DMI for microprocessor interface and a DMI for local bus interface



Board hosting FPGA bread-boarding implementation of DMI




Figure 11

Figure 12

COMMON BUS exploded in sub-buses




Figure 13

Common bus exploded in sub-buses

Interrupt Request (1, 2, i, ..., N)




Figure 14

DMI MAIN INTERNAL ARCHITECTURE





Figure 15

DMI compliant macro-cell basic architecture



DMI PERIPHERAL Shadowed Layers





Figure 17

Peripheral Common Bus Controller



DMILEAF : Prefetchable Resources - Registers Layer (REGBLOCK) FS_REG(4,0) APB11BC



FS_REG[4:0]

APPLI RG





Figure 20


REGBLOCK Registers Types



NOTE referred to Counter Register:
DATA_FROM_CB[31:0] is THRESHOLD[31:0]
DATA2ACB[31:0] is COUNTER[31:0]

Figure 21

REGBLOCK SYNCHRONIZER Register Synchronizer Types




DMILEAF: Prefetchable Resources - Memories Layer (MEMBLOCK)



Figure 23

DMI LEAF : Not Prefetchable Resource (FIFOBLOCK)



APPLI WF APPLI RF

Command Register and Command Register Synchronizer





Figure 25

Status Register and Status Register Synchronizer



Country	Year	Population	Area	Population Density	Area Density
Algeria	1980	10,000,000	2,381,472	419.8	0.17
Algeria	1985	11,000,000	2,381,472	461.8	0.19
Algeria	1990	12,000,000	2,381,472	503.8	0.21
Algeria	1995	13,000,000	2,381,472	545.8	0.23
Algeria	2000	14,000,000	2,381,472	587.8	0.25
Algeria	2005	15,000,000	2,381,472	629.8	0.27
Algeria	2010	16,000,000	2,381,472	671.8	0.29
Algeria	2015	17,000,000	2,381,472	713.8	0.31
Algeria	2020	18,000,000	2,381,472	755.8	0.33
Algeria	2025	19,000,000	2,381,472	797.8	0.35
Algeria	2030	20,000,000	2,381,472	839.8	0.37
Algeria	2035	21,000,000	2,381,472	881.8	0.39
Algeria	2040	22,000,000	2,381,472	923.8	0.41
Algeria	2045	23,000,000	2,381,472	965.8	0.43
Algeria	2050	24,000,000	2,381,472	1,007.8	0.45
Algeria	2055	25,000,000	2,381,472	1,049.8	0.47
Algeria	2060	26,000,000	2,381,472	1,091.8	0.49
Algeria	2065	27,000,000	2,381,472	1,133.8	0.51
Algeria	2070	28,000,000	2,381,472	1,175.8	0.53
Algeria	2075	29,000,000	2,381,472	1,217.8	0.55
Algeria	2080	30,000,000	2,381,472	1,259.8	0.57
Algeria	2085	31,000,000	2,381,472	1,301.8	0.59
Algeria	2090	32,000,000	2,381,472	1,343.8	0.61
Algeria	2095	33,000,000	2,381,472	1,385.8	0.63
Algeria	2100	34,000,000	2,381,472	1,427.8	0.65
Algeria	2105	35,000,000	2,381,472	1,469.8	0.67
Algeria	2110	36,000,000	2,381,472	1,511.8	0.69
Algeria	2115	37,000,000	2,381,472	1,553.8	0.71
Algeria	2120	38,000,000	2,381,472	1,595.8	0.73
Algeria	2125	39,000,000	2,381,472	1,637.8	0.75
Algeria	2130	40,000,000	2,381,472	1,679.8	0.77
Algeria	2135	41,000,000	2,381,472	1,721.8	0.79
Algeria	2140	42,000,000	2,381,472	1,763.8	0.81
Algeria	2145	43,000,000	2,381,472	1,805.8	0.83
Algeria	2150	44,000,000	2,381,472	1,847.8	0.85
Algeria	2155	45,000,000	2,381,472	1,889.8	0.87
Algeria	2160	46,000,000	2,381,472	1,931.8	0.89
Algeria	2165	47,000,000	2,381,472	1,973.8	0.91
Algeria	2170	48,000,000	2,381,472	2,015.8	0.93
Algeria	2175	49,000,000	2,381,472	2,057.8	0.95
Algeria	2180	50,000,000	2,381,472	2,099.8	0.97
Algeria	2185	51,000,000	2,381,472	2,141.8	0.99
Algeria	2190	52,000,000	2,381,472	2,183.8	1.01
Algeria	2195	53,000,000	2,381,472	2,225.8	1.03
Algeria	2200	54,000,000	2,381,472	2,267.8	1.05
Algeria	2205	55,000,000	2,381,472	2,309.8	1.07
Algeria	2210	56,000,000	2,381,472	2,351.8	1.09
Algeria	2215	57,000,000	2,381,472	2,393.8	1.11
Algeria	2220	58,000,000	2,381,472	2,435.8	1.13
Algeria	2225	59,000,000	2,381,472	2,477.8	1.15
Algeria	2230	60,000,000	2,381,472	2,	

Pulse to Pulse Synchronization Unit




Figure 27

Timing Diagram of Pulse to Pulse Synchronization Unit





Figure 28


Advantages of Distributed Synchronization



**EXTERNAL BUS AGENT DMI acting as Master
Read Transaction from DMI PERIPHERAL 1**



Asynchronous two phase handshake protocol: read



Asynchronous two phase handshake protocol: write





Figure 32

Prior Art

EBA-DMI ROOT interface
 MASTER: EBA
 SLAVE: DMI ROOT



EBA-DIMI ROOT interface
 MASTER: DIMI ROOT
 SLAVE: EBA




Figure 34

DMI PERIPHERAL support for Transaction Requesters




Figure 35

DMI Slave Mode Overall Algorithm Representation Read Transaction from DMI PERIPHERAL + Read Transaction from EXTERNAL BUS AGENT




Figure 36

Message Sequence Chart

EXTERNAL BUS AGENT acting as Master - DMI acting as Slave
Burst READ Transaction from DMI PERIPHERAL1/ Prefetchable resource
EXTERNAL BUS AGENT (master) Termination





Figure 37

Message Sequence Chart

EXTERNAL BUS AGENT acting as Master - DMI acting as Slave
Burst READ Transaction from DMI PERIPHERAL 1/ Prefetchable resource
DMI (slave) Termination



[illegible]

DMI Slave Mode Overall Algorithm Representation




Figure 39

Message Sequence Chart

EXTERNAL BUS AGENT acting as Master - DMI acting as Slave
 WRITE Transaction to DMI PERIPHERAL 1/Prefetchable resource
 EXTERNAL BUS AGENT (master) Termination




Figure 40

Message Sequence Chart

EXTERNAL BUS AGENT acting as Master - DMI acting as Slave
 WRITE Transaction to DMI PERIPHERAL1/ Prefetchable resource
 DMI (slave) Termination




Figure 41

DMI Master Mode Overall Algorithm Representation Read Transaction from DMI PERIPHERAL + Write Transaction to EXTERNAL BUS AGENT




Figure 42




Figure 43


Figure 43: Overall Status and Prefetchable FIFO Status

OVERALL STATUS

SNAPSHOT NUMBER = SN0;
BUS STATUS = IDLE;
FIFO FS = FIFO EMPTY;
DATA_TRANSFERRED_CNT = 0;

ISSUED / EXECUTED COMMANDS

PREFETCHABLE FIFO STATUS



UP DOWN COUNTER

wr_up_down_cnt = 0;
rd_up_down_cnt_misaligned = 0;
rd_up_down_cnt_aligned = 0;

ROPTR

rdptr_aligned = A0;
rdptr_misaligned = A0;
wrptr = A0;

FILLING STATUS

rd_nword_avail = 0;
wr_nword_avail = 16;

FLUSH2REWIND

rd_flush_b = 1;
rd_clear_b = 1;
rd_nword2flush = 0;
popword_cnt = 0;
nword2rewind = 0;
rewind_b = 1;
clear_b = 1;

P1
EXTERNAL BUS
P2
RX_BUFFER
P2
PREFETCHABLE FIFO
POINTERS
p1r1 = rdptr_aligned
p1r2 = rdptr_misaligned
p1r3 = wrptr




Figure 44

Figure 44




Figure 45


Figure 45

OVERALL STATUS

SNAPSHOT NUMBER = SN2;
 BUS STATUS = WORKING;
 FIFO FS = FIFO FULL;
 DATA_TRANSFERRED_CNT = 0;

ISSUED / EXECUTED COMMANDS
 7 POP EXECUTED;

PREFETCHABLE FIFO STATUS



UP DOWN COUNTER

wr_up_down_cnt = 16;
 rd_up_down_cnt_misaligned = 9;
 rd_up_down_cnt_aligned = 9;

RDPTR

rdptr_aligned = A7;
 rdptr_misaligned = A7;

WRPTR


wrptr = A0;

FILLING STATUS

rd_nword_avail = 9;
 wr_nword_avail = 0;

FLUSH2REWIND


rd_flush_b = 1;
 rd_clear_b = 1;
 rd_nword2flush = 0;
 popword_cnt = 7;
 nword2rewind = 0;
 rewind_b = 1;
 clear_b = 1;



PARAMETERS

P1 = DATA_TRANSF_CNT_THR = 4
 P2 = RX_BUFFER_FS_THR = 14

PREFETCHABLE FIFO



Data-Bus [lea2root(31,0)]

PREFETCHABLE FIFO

POINTERS

p1r1 = rdptr_aligned
 p1r2 = rdptr_misaligned
 p1r3 = wrptr

from APPLICATION

Figure 46


Figure 46 is a block diagram of the system architecture. It shows the flow of data from an application through a prefetchable FIFO, a data bus, and another prefetchable FIFO to an external bus. The diagram also includes status and command registers, and a circular buffer for data transfer.

OVERALL STATUS

SNAPSHOT NUMBER = SN3;
BUS STATUS = WORKING;
FIFO FS = FIFO FULL;
DATA_TRANSFERRED_CNT = 4;

ISSUED / EXECUTED COMMANDS
FLUSH(4) ISSUED;

PREFETCHABLE FIFO STATUS



UP DOWN COUNTER

wr_up_down_cnt = 16;
rd_up_down_cnt_misaligned = 9;
rd_up_down_cnt_aligned = 9;

RDPTR

rdptr_aligned = A7;
rdptr_misaligned = A7;

WRPTR

wrptr = A0;

FILLING STATUS

rd_nword_avail = 9;
wr_nword_avail = 0;

FLUSH2REWIND

rd_flush_b = 1;
rd_clear_b = 1;
rd_nword2flush = 0;
popword_cnt = 7;
nword2rewind = 0;
rewind_b = 1;
clear_b = 1;

rx_buffer_wrptr

rx_buffer_rdprr

P1

D0

D1

D2

D3

D4

D5

D6

D7

D8

D9

D10

D11

D12


D13

D14

D15

from APPLICATION

PREFETCHABLE FIFO



ptr1,2

ptr3

Data-Bus_16x200(31.0)

PREFETCHABLE FIFO

POINTERS

ptr1 = rdptr_aligned

ptr2 = rdptr_misaligned

ptr3 = wrptr

RX_BUFFER

P2

P1

PARAMETERS

P1 = DATA_TRANSF_CNT_THR = 4

P2 = RX_BUFFER_FS_THR = 14

to

D0

D1

D2

D3

D4

D5

D6

D7

D8

D9

D10

D11

D12

D13

D14

D15

Figure 47


Figure 47: Prefetchable FIFO Status

OVERALL STATUS

SNAPSHOT NUMBER = SN4;
BUS STATUS = WORKING;
FIFO FS = FIFO NOT FULL NOR
EMPTY
DATA_TRANSFERRED_CNT = 0;

ISSUED / EXECUTED COMMANDS
FLUSH(4) EXECUTED
7 POP EXECUTED;
REWIND(3) EXECUTED;

PREFETCHABLE FIFO STATUS



UP DOWN COUNTER
wr_up_down_cnt = 12;
rd_up_down_cnt_misaligned = 9;
rd_up_down_cnt_aligned = 12;


WRPTR
wrptr = A0;
RDPTR
rdptr_aligned = A4;
rdptr_misaligned = A7;

FILLING STATUS
rd_nword_avail = 9;
wr_nword_avail = 4;

FLUSH2REWIND
rd_flush_b = 0;
rd_clear_b = 1;
rd_nword2flush = 4;
popword_cnt = 7 (then reset to 0);
nword2rewind = 3;
rewind_b = 0;
clear_b = 1;

rx_buffer_rdptr
rx_buffer_wrptr

P1



PARAMETERS


P1 = DATA_TRANSF_CNT_THR = 4
P2 = RX_BUFFER_FS_THR = 14

Data-Bus_Inst2root[31:0]

PREFETCHABLE FIFO POINTERS

ptr1 = rdptr_aligned
ptr2 = rdptr_misaligned
ptr3 = wrptr

PREFETCHABLE FIFO




from APPLICATION

Figure 48

OVERALL STATUS

SNAPSHOT NUMBER = SN5;
 BUS STATUS = WORKING;
 FIFO FS = FIFO NOT FULL NOR
 EMPTY
 DATA_TRANSFERRED_CNT = 0;
 ISSUED / EXECUTED COMMANDS
 8 POP EXECUTED;

PREFETCHABLE FIFO STATUS



UP DOWN COUNTER

wr_up_down_cnt = 12;
 rd_up_down_cnt_mismatched = 3;
 rd_up_down_cnt_aligned = 6;

ROPTR

rdptr_aligned = A10;
 rdptr_mismatched = A13;


FILLING STATUS

rd_nword_avail = 3;
 wr_nword_avail = 4;

FLUSH2REWIND

rd_flush_b = 1;
 rd_clear_b = 1;
 popword_cnt = 0;
 nword2rewind = 0;
 rewind_b = 1;
 clear_b = 1;


WRPTR
 wrptr = A0;



PARAMETERS

P1 = DATA_TRANSF_CNT_THR = 4
 P2 = RX_BUFFER_FS_THR = 14

PREFETCHABLE FIFO




Data-Bus_leat2root[31:0]

PREFETCHABLE FIFO POINTERS

ptr1 = rdptr_aligned
 ptr2 = rdptr_mismatched
 ptr3 = wrptr

Figure 49



Component	Mass	Radius	Temperature	Surface Gravity	Age	Distance	Notes
Primary	1.0	1.0	1.0	1.0	1.0	1.0	1.0
Secondary	0.8	0.8	0.8	0.8	0.8	0.8	0.8
Tertiary	0.6	0.6	0.6	0.6	0.6	0.6	0.6
Quaternary	0.4	0.4	0.4	0.4	0.4	0.4	0.4
Quinary	0.2	0.2	0.2	0.2	0.2	0.2	0.2
Sextary	0.1	0.1	0.1	0.1	0.1	0.1	0.1
Septary	0.05	0.05	0.05	0.05	0.05	0.05	0.05
Octary	0.02	0.02	0.02	0.02	0.02	0.02	0.02
Nonary	0.01	0.01	0.01	0.01	0.01	0.01	0.01
Tenary	0.005	0.005	0.005	0.005	0.005	0.005	0.005
Elevenary	0.002	0.002	0.002	0.002	0.002	0.002	0.002
Dwelfary	0.001	0.001	0.001	0.001	0.001	0.001	0.001
Myriad	0.0005	0.0005	0.0005	0.0005	0.0005	0.0005	0.0005
Myriadion	0.0001	0.0001	0.0001	0.0001	0.0001	0.0001	0.0001
Myriadionion	0.00001	0.00001	0.00001	0.00001	0.00001	0.00001	0.00001
Myriadionionion	0.000001	0.000001	0.000001	0.000001	0.000001	0.000001	0.000001
Myriadionionionion	0.0000001	0.0000001	0.0000001	0.0000001	0.0000001	0.0000001	0.0000001
Myriadionionionionion	0.00000001	0.00000001	0.00000001	0.00000001	0.00000001	0.00000001	0.00000001
Myriadionionionionionion	0.000000001	0.000000001	0.000000001	0.000000001	0.000000001	0.000000001	0.000000001
Myriadionionionionionionion	0.0000000001	0.0000000001	0.0000000001	0.0000000001	0.0000000001	0.0000000001	0.0000000001
Myriadionionionionionionionion	0.00000000001	0.00000000001	0.00000000001	0.00000000001	0.00000000001	0.00000000001	0.00000000001
Myriadionionionionionionionionion	0.000000000001	0.000000000001	0.000000000001	0.000000000001	0.000000000001	0.000000000001	0.000000000001
Myriadionionionionionionionionionion	0.0000000000001	0.0000000000001	0.0000000000001	0.0000000000001	0.0000000000001	0.0000000000001	0.0000000000001
Myriadionionionionionionionionionionion	0.00000000000001	0.00000000000001	0.00000000000001	0.00000000000001	0.00000000000001	0.00000000000001	0.00000000000001
Myriadionionionionionionionionionionionion	0.000000000000001	0.000000000000001	0.000000000000001	0.000000000000001	0.000000000000001	0.000000000000001	0.000000000000001
Myriadionionionionionionionionionionionionion	0.0000000000000001	0.0000000000000001	0.0000000000000001	0.0000000000000001	0.0000000000000001	0.0000000000000001	0.0000000000000001
Myriadionionionionionionionionionionionionionion	0.00000000000000001	0.00000000000000001	0.00000000000000001	0.00000000000000001	0.00000000000000001	0.00000000000000001	0.00000000000000001
Myriadionionionionionionionionionionionionionionion	0.000000000000000001	0.000000000000000001	0.000000000000000001	0.000000000000000001	0.000000000000000001	0.000000000000000001	0.000000000000000001
Myriadionionionionionionionionionionionionionionionion	0.0000000000000000001	0.0000000000000000001	0.0000000000000000001	0.0000000000000000001	0.0000000000000000001	0.0000000000000000001	0.0000000000000000001
Myriadionionionionionionionionionionionionionionionionion	0.00000000000000000001	0.00000000000000000001	0.00000000000000000001	0.00000000000000000001	0.00000000000000000001	0.00000000000000000001	0.00000000000000000001
Myriadionionionionionionionionionionionionionionionionionion	0.000000000000000000001	0.000000000000000000001	0.000000000000000000001	0.0000000000			



Figure 51




Figure 52




Figure 53




Figure 54




Figure 55

